Abstract-This paper presents a new highly integrable hybrid step-down converter that merges switched-inductor and switched-capacitor operations and significantly reduces onboard loss by using the input cable's parasitic inductance as its main inductor. This converter has the inductor placed at the input with a smaller voltage swing, leading to possible use of a smaller inductor and low-voltage rating switches that generally translate to reduced conduction losses. Analyses of converter operation and losses to reveal its original characteristics and design guidelines are presented to facilitate the components optimization. The converter architecture is verified by a proof-of-concept 15-W inductor-less lithium-ion battery charger prototype that uses a 1-m USB 3.0 cable as inductor. The converter, switched at 2 MHz from a 5-V input, experimentally achieves 89.7% peak efficiency and 6% higher efficiency at full load than a Buck converter counterpart. This high efficiency and zero onboard inductor yield a relative 45.7% onboard loss reduction at full load, promising excellent integration feasibility and superior system thermal management.
satisfactory due to its poor efficiency that causes critical thermal issues when the desirable power/current capacity for battery chargers increases.
For efficient power conversion, switched-mode power supplies, including switched-inductor (SI) and switched-capacitor (SC) converters, have been actively engineered to replace LDOs [1] , [2] . In general, an SI converter that transfers charge in the form of current features fine regulation and high efficiency across a wide range of input and load variations. The reliance on the inductor in this type of converter, however, is undesirable for miniaturization and integration [2] . In conventional SI converters, high inductance is required for tight regulation and low output ripple, but its equivalent series resistance (ESR), which is often proportional to the inductance in the same size, can significantly degrade the efficiency, especially in mobile applications with space limitations. To reduce the ESR, often the inductor needs to be large and bulky. For instance, the Buck converter is a representative of SI converter for a voltage step-down function. In order to reduce output voltage ripple from a large switching-node voltage swing at the inductor, Buck converter uses a large inductor [3] . In addition, because of its configuration, the Buck's inductor is forced to carry the full output current, making inductor copper loss become one of the major power losses in this architecture.
The three-level Buck converter employs a switched capacitor at the input to halve the voltage swing across the output inductor to reduce the inductance, and thus to feature better integration [4] . The reduced voltage swing together with interleaving effect enables significant reduction of the inductor current ripple and inductor size. On the other hand, the three-level circuit construction doubles the number of switches, i.e., at least from one to two active switches with diodes or from two to four switches with synchronous implementation, leading to a more complex control circuitry. In addition, the inductor is still placed at the output and exposed to the same output current and associated loss with a Buck converter counterpart that, in turn, sets a miniaturization limit [3] .
As an alternative to SI converters, SC converters using capacitors for power conversion show better miniaturization because no bulky inductor is involved and ON-chip capacitors are readily available [5] [6] [7] . A key drawback to this type of converter, however, is that SC converters can achieve high efficiency only when the output voltage is close to the predetermined fractions of the input voltage, e.g., 1/2, 1/3, 2/3. To achieve fine regulation 0278-0046 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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between these conversion ratios-for example, when input voltage and/or output voltage varies-it must sacrifice efficiency or require additional techniques and/or circuitry to maintain efficiency [8] .
To overcome the drawbacks and to exploit advantages from both the inductor and capacitor, recent works [9] [10] [11] show emerging efforts in combining both passive elements in hybrid structures. The remaining problems are first, they still require explicit inductors that are hard to miniaturize, and second, their circuit complexity degrades efficiency and limits applications.
This paper discusses a new hybrid power conversion architecture that eliminates dedicated inductor in the circuit by utilizing parasitic inductance available in the system. As a promising example, a USB cable, commonly used to connect a mobile device to an input source such as a computer or adapter, has significant inductance, ranging from hundreds of nanohenries to several microhenries depending on its length, materials, and manufacturer [12] . This cable inductance is often ignored, or engineering efforts are put in to designing filters-e.g., adding decoupling capacitors at its ends-to remove its effect. It was recognized that this parasitic inductance can be utilized to provide power conversion to improve the system efficiency and heat distribution. To realize utilization of parasitic inductance on an input USB cable for power conversion, a new converter named S-Hybrid was proposed in [12] . The new power delivery architecture employing the S-Hybrid converter can eliminate explicit inductors required in other SI converters, enabling the cable to be used for both power transmission and power conversion. Without an unnecessary magnetic component and associated loss, the converter can achieve increased mid-to heavy-load efficiency, which is critical in mobile applications since it defines power delivery limitation.
With a unique combination of SI and SC operations, the converter features original characteristics that are different from those of conventional SI or SC converters-for example, first, trade-off between capacitance ratios and output voltage ripples and second, duty cycle dependent nonlinear loss contribution of the switches. In this paper, we provide extended analyses of converter operation and design guidelines to help optimize the converter performance for a better design. The paper, therefore, is organized as follows. Section II first reviews the topology and circuit operation. A steady-state analysis of the S-Hybrid converter compared to Buck-type converters is presented in Section III to reveal the original features of the architecture. Section IV provides design analysis and guidelines for capacitors and semiconductor switches. Measurement results from a 15-W prototype converter verifying the converter architecture and predicted performance are presented in Section V, and finally, this paper concludes in Section VI.
II. S-HYBRID CONVERTER
To better understand the converter architecture, this section provides a background of cable impedance usage and a review of the S-Hybrid converter. 
A. Utilization of Cable as Inductor
In order to utilize a cable as an inductor, analysis on the cable parasitics is required. A transmission-line model with lumped elements can be used to represent the parasitic impedances of a two-wire cable (see [13] for more details). The cable inductance is significant, whereas the effect of the equivalent shunt capacitance is negligible up to ∼10 MHz in practical USB cables [12] . Fig. 1 displays three impedance measurements of a USB cable used in this paper in three different shapes, showing no significant difference between them. In other words, the impedance and thus the inductance of the cable are independent of its shape. This is because the ground shield of the cable encloses the signal and power wires and keeps the field inside the USB cable and independent of the outside environment.
The inductance of the cable, however, depends on the length and physical layer construction of the cable, as described in [12] . Since the focus of this paper is on analysis of the converter operation to reveal its original topological characteristics to help optimize the performance, we assume a certain range of cables that provide an inductance large enough for the required power conversion. More details on converter control with different cables are provided in Section IV.
B. S-Hybrid Converter Topology
Enabling a converter to use less inductance, and thus a smaller inductor and system size, is a key to miniaturization and possibly better integration. The S-Hybrid converter topology was created along these aims at inductance reduction and optimal position of the inductor in the topology while utilizing cable parasitics for power conversion.
The schematic of the S-Hybrid step-down dc-dc converter is shown in Fig. 2(a) . In series with input inductors L 1 and L 2 , the network of switches S 1−3 and capacitors C 1,2 is operated to: first, switch the "spring" potential v x to regulate the output with an inductor similar to an SI converter, and second, transfer and balance the charge from C 1 to C 2 , similar to an SC converter. Ideally, voltages across C 1 and C 2 are equalized every switching cycle. Operations of C 1 and C 2 allow the inductors to block only V C 1 , which is equal to V o and smaller than the input voltage V g . 
C. Circuit Operation of S-Hybrid Converter
To explore the main features of the S-Hybrid converter, this section discusses its circuit operation. For simplicity in the following analysis, we assume ideal switches for S 1−3 and small ripple approximation for the inductor current i L and capacitor voltages v C 1 and v C 2 [14] .
The converter is operated in two phases, as depicted in Figs. 2 and 3. Phase 1 starts when S 1 and S 2 are turned ON shorting C 1 to C 2 . L 1 and L 2 start to be charged by (V g − V o ). After a short charge transfer from C 1 to C 2 equalizing v C 1 and v C 2 to V o , the two capacitors supply the output together with the inductor current. The current distribution between the capacitors is determined by their ratio, as noted in Fig. 3 . In Phase 2, S 1 and S 2 are turned OFF while S 3 is turned ON, charging v x to 2V o , defined by the series connection of C 1 and C 2 via S 3 . Since 2V o is larger than V g , the inductor current discharges in this phase with the slope of (V g − 2V o )/L. During Phase 2, the load is supported by C 2 and the charge from the inductor current that also charges C 1 in series. Note that the L 1 (L 2 ) is directly connected to C 1 (C 2 ) and the switching operation of L 1 and L 2 are merged into that of C 1 , minimizing the number of switches and associated losses.
With this circuit operation, the converter's ideal conversion ratio is derived by the volt-second balance of the inductor, as
where D is the duty ratio of switches S 1 and S 2 , as illustrated in Fig. 3 . In this configuration, M ranges from 0.5 to 1.
III. STEADY-STATE ANALYSIS OF S-HYBRID CONVERTER
In order to reveal the original features of the S-Hybrid converter from the new hybrid configuration, this section analyzes its steady-state operation compared to the Buck and three-level Buck converter counterparts.
A. Reduction of Inductor Requirement
Better inductance utilization and the reduction of inductor requirements are key advantages of the hybrid topology that can be explained in terms of inductor loss. Inductor loss, one of the major losses in a step-down converter [10] , includes the dc loss caused by the inductor dc resistance and current and the ac loss by its ac resistance and current ripple. In a normal Buck or a three-level Buck converter, the inductor is at output and handles the full load current. In the S-Hybrid architecture, however, the inductor is organized at the input and handles only the input current, which is a fraction of the output current. Therefore, a comparison using the same inductor, i.e., the same ESR, would give the S-Hybrid architecture a factor of M 2 less in dc loss. More discussion can be found in [12] .
To achieve smaller inductor ac loss, small inductor ripple is required. Small inductor ripple translates to less reliance on the inductor because it enables inductor size reduction that leads to better miniaturization with increased efficiency. Table I lists the fundamental relations between the inductor current ripple and other circuit parameters: input voltage V g , inductance L, duty cycle D, and switching period T s in the S-Hybrid, Buck, and three-level Buck converters.
Given the same circuit parameters, the three converter types are compared in terms of inductor current ripple figures to evaluate their reliance on the inductor. Since the same duty cycle D does not translate to the same conversion ratio, we can use the equations with a conversion ratio M for the ripple comparison. In Fig. 4 , these inductor current ripples are normalized by (V g T s /4L) and plotted in the same x-axis. The S-Hybrid converter achieves lower inductor current ripple than the Buck converter across the operating range of the conversion ratios. The amount of ripple reduction increases toward lower conversion ratios where the inductor voltage swing is gradually reduced. In the Buck converter, however, it stays constant at the input voltage. The relative ripple ratio K ripple is defined as
On the other hand, compared to the S-Hybrid converter, the three-level Buck converter shows lower overall inductor current ripple mainly because of its interleaving operation by nature [15] . Also note that the three-level configuration increases the circuit complexity and its inductor still experiences the output current, resulting in M 2 higher inductor dc loss and difficulty in miniaturization.
The S-Hybrid topology exploits the benefit of a hybrid topology in reducing the inductor current ripple, thus the inductance reliance and ac loss similar to the three-level Buck converter and strategizes a better inductor location to reduce its dc loss. To further analyze its characteristics, the following section provides an average model of losses that will lead to S-Hybrid converter design insights and parameter optimizations.
B. Average Model of S-Hybrid Converter
To derive the average model of the S-Hybrid converter, resistances of inductor and switches are added to the original schematic, as shown in Fig. 5(a) . We also assume small 
where D = (1 − D), and I x is defined as the average value of i S 1 during DT s . And we identify that v L = i C 1 = i C 2 = 0 in steady state. Combining (4) and (5), one can find
which is the same with the ideal condition analysis in Section II.
To eliminate V C 1 in (3), the relationship between V C 1 and V C 2 for voltage equality in Fig. 5 (b) is used as
Eliminating I L and I x in (7) using (6) yields
Using (6) and (8), the elimination of I L and V C 1 in (3) and the solution for V C 2 yields the effective input-to-output voltage conversion ratio M eff accommodating the parasitic components
The effective converter conversion ratio reflects the effect of the resistive components, which is plotted in Fig. 6 . As noted in (9), each resistance component has a different impact on the converter performance. To better analyze their effects and compare to other converters, an equivalent circuit model is constructed. Reorganizing the right side of (9) leads to
which can be equivalently expressed by a general equivalent circuit model in Fig. 7 with an ideal dc transformer with turns ratio of 1:M = 1/(2-D) and output impedance R out expressed as
Using the equivalent circuit model, one can predict the converter performance such as efficiency or loss and utilize it to design the circuit components.
To provide more insight from the average model, Fig. 8 displays weight factor comparison of the four loss components in 
The same average model analysis is employed to calculate M and R out of the Buck and three-level Buck converters to compare them to the S-Hybrid converter in Table II . To compare them at the same operating conditions, the duty cycle is converted to the conversion ratio M in expressions of R out . In the case of the Buck-type converters, R S 1 and R S 4 denote the ON-resistances of the active switches, and R S 2 and R S 3 denote the ON-resistances of the synchronous switches. As noted in Table II , although the Buck and three-level Buck converter have conduction loss in a linear function of M and D, the S-Hybrid topology has nonlinear loss increase, clearly observed at low duty cycles, which results from hard switched-capacitor actions in Phase 1. This could be alleviated by a method of soft-switching techniques, as described in [16] and [17] , which is beyond the focus of this paper. On the other hand, together with a factor of M 2 reduction (M < 1) in inductor copper loss, advances in semiconductor technology-e.g., wide-bandgap devices such as GaN, which overcomes regular MOSFET limits-can expand a wide range of applications for this proposed architecture.
IV. DESIGN CONSIDERATIONS
This section provides design considerations for S-Hybrid converter realization. While designing an inductor is a key in conventional power regulator design, this S-Hybrid converter can be designed to support an inductor given from a range of input cables. Depending on the inductance and switching frequency, the converter can operate more in CCM or in discontinuous conduction mode. Once the parasitic inductance of the input cable is provided, a switching frequency is determined to ensure that the inductor current ripple is limited to prevent excessive inductor copper loss, e.g., <20% of the average inductor current at the rated load condition. Therefore, this section focuses on the considerations for capacitors and semiconductor switches. 
A. Capacitor Design
Capacitor design considerations are twofold: first, to identify the optimal capacitance ratio C 2 /C 1 to minimize the switchedcapacitor loss and second, to determine the capacitance values to meet the system requirements such as output voltage ripple and space limit.
An optimum C 2 /C 1 ratio can be determined by considering the capacitor voltage ripples and switched-capacitor loss [6] that occurs when the converter transitions from Phase 2 to 1. The voltage ripple on C 2 is required to meet an output ripple constraint. As also illustrated in Fig. 3 , it is calculated as
Since the S-Hybrid converter merges SI and SC operations, the output voltage ripple Δv o depends on both C 1 and C 2 . On the other hand, the effective voltage ripple of C 1 that contributes to the switched-capacitor loss is determined by
Given a fixed resource with a fixed total capacitance, the sum of C 1 and C 2 is constant. In this case, as shown in (12) and (13) , partitioning more capacitance to C 2 can reduce the output voltage ripple but increase the voltage ripple on C 1 , which makes the voltage difference between v C 1 and v C 2 at the beginning of Phase 1 increase and aggravates the switched-capacitor loss [6] . Furthermore, the excessive voltage surge on C 1 increases the voltage stress on switch S 1 , which would increase its switching loss and affect the circuit reliability, e.g., transistor breakdown. To analyze the switched-capacitor loss variation with different operating conditions, the total switched-capacitor loss can be derived as
Fig . 9 illustrates a graphical representation of voltage ripples with different capacitor ratios and duty cycles with constant output current condition. In this figure, ripple voltages Δv C1,eff and Δv o are normalized to the output voltage ripple at unity capacitance ratio and fixed duty cycle 0.5 to neutralize the impact of change in the design parameters, such as total capacitance or output load. This graphical analysis visualizes a design point when the worst voltage ripple occurs. Both voltage ripples increase as duty cycle D decreases, leaving larger interval (1 − D)T s , when two capacitor voltages deviate and larger difference between I L and I o . To account for the worst case, minimum duty cycle D min is chosen as a design condition. In addition, maximum load current I o,max is chosen as a reference design point. Once the design point is recognized, optimal capacitance ratio is identified using (14) . Fig. 10 displays P C as a function of capacitance ratio at different duty cycles. In the same manner as voltage ripples, P C changes in the opposite direction of the duty cycle, and thus the minimum duty cycle determines the most significant switchedcapacitor loss. In this analysis, in addition, the optimal capacitance ratios K c,opt can be identified to achieve the minimum switched-capacitor loss. K c,opt is always smaller than 1, or C In a certain system, the final capacitance values can be determined based on the operation range and system requirements, including output voltage ripple specification and total capacitor size limit. A larger total available capacitance, i.e., more resources, often leads to smaller converter loss, particularly for heavier loads [6] . Fig. 11 depicts the capacitor design for optimal switched-capacitor loss P c with a limited total available capacitance C total and maximum voltage ripple. In this analysis, D min , switching frequency f s , maximum output voltage ripple Δv o,max , and I o,max are assumed to be 0.5, 2 MHz, 33 mV, and 3.9 A, respectively, with V g = 5 V and V o = 3.3 V. If C total is not large enough, most capacitance should be assigned to C 2 , or C 2 ≈ C total = C 1 + C 2 , i.e., K c remains larger than K c,opt , to satisfy the required Δv o,max . In this regime, K c,opt and P C are sacrificed to meet Δv o,max . When C total is smaller than the required minimum total capacitance C total,min , there is no possible design to meet all system requirements at the same switching frequency f s . Using (13), C total,min can be derived as
When more capacitance is available, the amount of capacitance allotted to C 1 increases, i.e., K c approaches K c,opt . As a result, Δv C 1,ef f and thus P C are dramatically decreased, as illustrated in Fig. 11 . The total capacitance threshold is defined when K c becomes K c,opt
Once the total capacitance reaches C total,th , P C can be minimized by optimally allocating capacitances in ratio of K c,opt . After this point, P C optimally scales with C total at the fixed capacitance ratio K c,opt . Based on this analysis and considerations for the capacitor components, a converter prototype is designed to manage the switched-capacitor loss in Section V. Experimental data of a design variation with a nonoptimal capacitor ratio K c are also presented for comparison and further discussions.
B. Semiconductor Design
Semiconductor devices for the S-Hybrid converter can be determined based on loss analysis and system requirements similar to the capacitor design. Two key parameters considered for loss analysis are: ON-state resistance and parasitic capacitances. With a chosen semiconductor process, the two parameters involve a tradeoff where a larger switch has smaller ON-state resistance, thus less conduction loss, but larger switching loss due to larger parasitic capacitance, and vice versa. Therefore, the switch design process needs careful optimization for minimum total loss. Employing the average model of the S-Hybrid converter, one can design the switches in three steps: first, determine a design point, i.e., recognize operating conditions to optimize; second, identify switch loss contribution based on the model; third, find optimal switches (in discrete implementations) or optimal switch sizes (in integrated circuit implementations) from a set of given switch types, e.g., TI MOS switches, to meet the target design. For an S-Hybrid converter design scenario accounting for a worst-case switch conduction loss, the condition for minimum duty cycle D min would be the design point based on the analysis illustrated in Fig. 8 . In another design scenario, the priority can be to achieve increased efficiency in a most frequently operated With a given semiconductor die area or form factor, the die area ratios can be found.
range of output voltage, load, or conversion ratio. Either design scenario leads to minimizing the output resistance given by (11) at a design point. For the switch design, that is to find
Given a fixed total switch area (for implementation cost control) and thus a fixed total switch conductance, allocation of the three switches A S i can be determined for different duty cycles, as illustrated in Fig. 12 . Note that A S 1 + A S 2 + A S 3 = 1 and A S i is proportional to the switch conductance G S i and inversely proportional to switch resistance R S i . As shown in Fig. 12 , the area portion A S 1 of S 1 remains the largest because of its largest contribution to the output impedance, as displayed in Fig. 8 . The optimal area for S 2 is inversely proportional to D because, as D increases, the accumulated charge to be balanced through S 2 decreases. To finalize the switch design, the total loss including the conduction and switching losses would be considered. Since the tradeoff between the conduction and switching losses is similar to that of conventional converters, optimal design can be derived as shown in this discussion with a traditional design methodology [18] .
C. Small-Signal Model and Control
To design a controller for the S-Hybrid converter regulation, its dynamic characteristics are analyzed, and a discussion on the effect of input voltage and cable variations is provided. Since the subcircuits of the S-Hybrid converter are linear and can be expressed by state equations in each phase, state space averaging can be used to derive the converter transfer functions. Accounting for the ON-resistance of the semiconductor switches and cable resistance, the control-to-output voltage transfer function can be derived as where
,
The detailed derivation of the converter transfer function can be found in [19] .
Since the S-Hybrid converter architecture uses a cable parasitic inductance, considering inductance variations is important in the controller design. Fig. 13 shows the open-loop control-tooutput voltage transfer functions with four different USB cables with different inductances and ESRs. Since the cable inductance determines the location of the system's double pole and the cable resistance defines the system damping factor and the type and location of the zeros as expressed in (18) [19] , it is observed that the mid-to high-frequency response heavily depends on the cable parameters, implying the need for additional efforts in a range of usable cables and controller designs. Fig. 13 also illustrates the effect of the input voltage variations, which would be considered in the design.
Considering the effects of the input voltage and cable parameter variations, a two-pole two-zero voltage compensator (Type III) is used for stability analysis. The compensator is designed to have a 243-kHz cutoff frequency and 54.5°phase margin for a 1-m USB cable (Cable 1: 278 nH, 0.141 Ω) at a 3.3-V/3.9-A condition (nominal operation point) and maintain stable operations for all other operating conditions.
Assuming the same compensator, it is of interest to analyze the converter dynamic characteristics with different input voltages and cables. The loop gains of the converter at a fixed 3.3-V/1-A output with two different input voltages and four different cables are presented in Fig. 14 . As the cable inductance increases (from Cable 1 to Cable 4), the cutoff frequency decreases as the system double-pole frequency decreases. In addition, since the cables with increased inductance tend to have increased resistance resulting in low Q, split-system poles affect the phase margin. On the contrary, small cable inductance will push cutoff frequency higher and eventually destabilize the system by approaching the Nyquist limit or by an insufficient phase margin. On the other hand, the effect of the input voltage changes is relatively small, as shown in Fig. 14 .
In conclusion, this analysis indicates that the converter system can retain stability with different USB cables using a proper controller design. The converter dynamics follow the traditional tradeoff of response speed and stability. For example, one can have a fast response with the cost of varying dynamic performance or achieve stability across a larger range of input cables by designing the controller with an intentional low cutoff frequency and thus slow response. To illustrate this point, another loop gain curve is added to Fig. 14 describing the use of another Type I compensator to achieve 83.5°phase margin at a reduced cutoff frequency, 6.5 kHz, for the same Cable 1. To guarantee the system operation, a certain range of cables may be defined along with the controller design. Another potential solution to allow a wider range of cables is adding a small inductor designated in series with the cable to limit the minimum input inductance as well as the cutoff frequency.
V. EXPERIMENTAL VERIFICATION
To validate the converter architecture utilizing cable parasitics for power conversion, a 5-V to 3.3-to-3.8-V 15-W S-Hybrid converter prototype and its Buck converter counterpart are implemented. The prototype uses a 1-m input USB cable that has 278-nH parasitic inductance and employs no dedicated inductor, as illustrated in Fig. 15 . Its Buck counterpart is equipped with a 0.9-μH chip inductor in a 2.5 × 2.0 × 1.0 mm package. Capacitances C 1 and C 2 for the prototype are determined based on the analysis in Section IV; in this design example, C total = 39.8 μF and K c,opt ≈ 0.5. For a fair comparison, both converters employ the same MOSFETs and controller. The same controller is used to drive the switches in the S-Hybrid and Buck converters. Circuit components and parameters for hardware verification are detailed in Table III. The experimental setup and the converter prototype are shown in Fig. 16 , where the 1-m USB 3.0 cable is used as an inductor for the prototype. The experimental waveforms at full load and 3.3-V output shown in Fig. 17 verify the converter operation described in Section II-B. The duty cycle of approximately 70%, increased from the ideal 50%, shown in this experiment is the result of practical resistive components, which are in good agreement with the analysis in Section III, as also illustrated in Fig. 6 . Fig. 18 shows additional measured waveforms using a 1-GHz oscilloscope, including the gate-drive signals NDRV and PDRV from the controller, output current i o , input current i g (before the input capacitor), supply voltage v g , capacitor voltages v C 1 and v C 2 , and the two switching nodes v x and v d1 . The converter operation agrees with the analysis. With the controller, it regulates the output voltage at 3.5 V. Efficiencies of the S-Hybrid and Buck converters are measured and shown in Fig. 19 . The S-Hybrid converter achieves better efficiency in mid-to full-loads, the most critical load range for heat management. It achieves up to 6.0% efficiency improvement, equivalent to 31.6% loss reduction, at rated load, owing to zero dedicated inductor and reduced inductor current ripple loss. Note that the calculations shown in Fig. 19(b) include cable loss for the Buck converter to represent a complete end-to-end efficiency from the input dc source, e.g., ac-dc adapter output, to the battery.
More importantly, S-Hybrid converter experimentally exhibits a superior onboard thermal reduction advantage, potentially enabling further miniaturization and integration in a future design. Counting only power components on circuit board, the prototype S-Hybrid converter has 45.7% less onboard loss compared with the Buck converter, as shown in Fig. 19(b) . The estimated performance of a three-level Buck converter is also added in this comparison, assuming it uses the same MOSFET devices and an output inductor with three times less inductance and three times better ESR (L = 0.3 uH, 18 mΩ), thanks to its superior inductor current ripple as discussed in Section III-A and Fig. 4 . Although the three-level converter achieves 0.5% better overall efficiency, the S-Hybrid dissipates 18% less onboard loss because of onboard inductor removal. The thermal image captures at the same 3.3-V/3.9-A output steady-state operation by a FLIR E6, in Fig. 19(c) , agree with the efficiency and loss characterization proving significant potential benefit of the S-Hybrid architecture in thermal management. This significant onboard loss reduction and heat mitigation proves that the new architecture is a promising candidate for mobile devices and a wide range of other applications where the system thermal is already at its limit.
To evaluate the effect of capacitance allocation on the converter loss discussed in Section IV-A, the same prototype converter with a nonoptimal capacitance allocation is tested for efficiency measurement. From the same total capacitance of ∼40 μF, ∼10 μF is allocated to C 1 and ∼30 μF to C 2 , yielding K c ≈ 3, different from the optimal value K c = 0.5. The same TDK 3.3 μF and 10 μF capacitors are used for this converter configuration. The efficiency data are overlaid on Fig. 19(a) for comparison. As expected, the converter's efficiency is reduced in the entire load range but more significant at the rated load condition, 3.3 V/3.9 A, with 0.43% efficiency decrease. The impact is much less significant at light loads because the contribution of the switched-capacitor loss to efficiency reduces, similar to the conduction loss. Since loss management at heavy load dictates the converter's capacity given a fixed thermal limit, it is important to have an optimal capacitance allocation for optimal S-Hybrid converter operations. Table IV compares the converter prototype in this paper with commercial Buck converters. It achieves a high Q factor [20] even with the smallest passive component volume thanks to the dedicated inductor elimination, whereas Buck converters need bulky inductors, i.e., large passive volume, for a high Q factor or have more loss for a more compact size.
VI. CONCLUSION
This paper presented the S-Hybrid step-down architecture that employs parasitic inductance of a power delivery USB cable to feature no dedicated inductors and less reliance on the magnetic component-all are significantly advantageous for better future integration. The hybrid converter circuit operation, its steady-state analysis, and key benefits were discussed using the converter average model. This paper further provides additional analysis and optimization for capacitors and switches as design guidelines in practical implementations. Measured results from a 15-W prototype using USB cable and no magnetic component validate the architecture functionality and analyses. The prototype converter achieves superior performance at mid-to heavy-loads compared with a conventional Buck converter counterpart and reduces the onboard loss and thus heat dissipation by about two times. Given the achievements with relatively simple implementations, the results illustrate that the S-Hybrid architecture is indeed a promising candidate to realize future smart power cables that can provide both power transmission and power conversion in a wide range of applications.
